Tag SPI

Designing SPI Master and Slave in Verilog (Synthesizable)

This post details how to design an SPI Master and Slave using Verilog. The design is implemented using FSM.

Posted by AudiTT on Fri 06 December 2019